

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | F | ILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|-----------------------|------------|--------------|----------------------|----------------------------|------------------|--|
| 10/700,085 | 11/03/2003 | | Tze-chiang Chen | YOR920030586US1 (17201) | 2805 | |
| 23389 | 7590 | 11/30/2005 | | EXAMINER | | |
| SCULLY S | COTT N | URPHY & PRES | NGUYEN, CUONG QUANG | | | |
| 400 GARDE | | | ART UNIT | PAPER NUMBER | | |
| SUITE 300 GARDEN C | ITY. NY | 11530 | | 2811 | | |

DATE MAILED: 11/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Applicati | on No. | Applicant(s) | | | | | |
|--|--|-------------------------|---------------------|---|--------------|--|--|--|--|
| Office Action Summary | | | 85 | CHEN ET AL. | | | | | |
| | | | r . | Art Unit | | | | | |
| | | Cuong Q. | . Nguyen | 2811 | | | | | |
| Period fo | The MAILING DATE of this communi r Reply | ication appears on th | e cover sheet wi | th the correspondence a | ddress | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | | | |
| Status | | | | | | | | | |
| 1)[] | Responsive to communication(s) file | d on . | | | | | | | |
| · | This action is FINAL . 2b)⊠ This action is non-final. | | | | | | | | |
| 3) | Since this application is in condition | for allowance except | t for formal matte | ers, prosecution as to the | e merits is | | | | |
| ŕ | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | | |
| Dispositi | on of Claims | | | | | | | | |
| 4)🖂 | 4)⊠ Claim(s) <u>1-36</u> is/are pending in the application. | | | | | | | | |
| | 4a) Of the above claim(s) <u>2,8-10,15-28 and 33-36</u> is/are withdrawn from consideration. | | | | | | | | |
| 5) | 5) Claim(s) is/are allowed. | | | | | | | | |
| 6)⊠ | ⊠ Claim(s) <u>1,3-7,11-14, and 29-32</u> is/are rejected. | | | | | | | | |
| 7) | | | | | | | | | |
| 8)[| Claim(s) are subject to restric | tion and/or election i | requirement. | | | | | | |
| Applicati | on Papers | | | | | | | | |
| 9) 🗌 | The specification is objected to by the | e Examiner. | | | | | | | |
| 10) | The drawing(s) filed on is/are: | a) accepted or b |) ☐ objected to I | by the Examiner. | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | | |
| | Replacement drawing sheet(s) including | the correction is requi | red if the drawing(| (s) is objected to. See 37 C | FR 1.121(d). | | | | |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | | | |
| Priority u | ınder 35 U.S.C. § 119 | | | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). | | | | | | | | | |
| Attachmen 1) Notice 2) Notice 3) Inform | t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (Pmation Disclosure Statement(s) (PTO-1449 or r No(s)/Mail Date | ·TO-948) | 4) | Summary (PTO-413) S)/Mail Date nformal Patent Application (PT | O-152) | | | | |

Application/Control Number: 10/700,085

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1, 3, 4, 5, 11, 12 and 14 are rejected under 35 U.S.C. 102(a) as being anticipated by Bae et al. (US 6,633,066).

Regarding claims 1, 3, 4, 11, 12, Bae et al. discloses a semiconductor wafer comprising: a silicon (Si) substrate (20) (col.2 lines 36-40) performed silicon-on-insulators; a buried insulator layer (22) located on an upper surface of the substrate; an intermediate adhesion layer (18, an epitaxial silicon layer) located on an upper surface the buried insulator layer; and a Ge-containing layer (16) located on an upper surface of the intermediate adhesion layer, wherein said Ge-containing layer is attached to the buried insulator layer by the intermediate adhesion layer. Fig.4E.

It is noted that the wafer includes substrate (20), buried insulator layer (22), intermediate adhesion layer (18) and Ge-containing layer (16), so the Ge-containing layer is considered as the uppermost of the wafer. It is also noted that the intermediate

Application/Control Number: 10/700,085

Art Unit: 2811

adhesion layer (18) is formed between the buried insulator layer (22) and the Gecontaining layer (16) and having the same material (epitaxial silicon) as the intermediate adhesion layer of the present invention (paragraph [0039] of the present invention's disclosure), so the intermediate adhesion layer (18) in Bae et al.'s device is capable to function as a bond between the buried insulator layer and the Ge-containing layer and is capable to eliminate Ge-oxide from the wafer as claimed.

Regarding claim 5, as shown in Bae et al.'s Fig.4E, that the substrate comprises a combination of strained and unstrained layers.

Regarding claim 14, Bae et al. teaches that the Ge-containing layer has a thickness of 80 nm (col.7 lines 31-32).

Claims 1, 3, 4, 6, 7, 11, 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Chu et al. (US 5,906,951).

Chu et al. discloses a semiconductor wafer comprising: a silicon substrate (26) performed silicon-on-insulators; a buried insulator layer (28, a non-crystalline silicon dioxide layer) located on an upper surface of the substrate; an intermediate adhesion layer (19, an epitaxial silicon layer) located on an upper surface the buried insulator layer; and a Ge-containing layer (18) located on an upper surface of the intermediate adhesion layer, wherein said Ge-containing layer is attached to the buried insulator layer by the intermediate adhesion layer. Fig.4.

It is noted that the wafer includes substrate (26), buried insulator layer (28), intermediate adhesion layer (19) and Ge-containing layer (18), so the Ge-containing

Page 4

Art Unit: 2811

layer is considered as the uppermost of the wafer. It is also noted that the intermediate adhesion layer (19) is formed between the buried insulator layer (28) and the Gecontaining layer (18) and having the same material (epitaxial silicon) as the intermediate adhesion layer of the present invention (paragraph [0039] of the present invention's disclosure), so the intermediate adhesion layer (18) in Chu et al.'s device is capable to function as a bond between the buried insulator layer and the Ge-containing layer and is capable to eliminate Ge-oxide from the wafer as claimed.

Claims 1, 3, 4, 6, 7, 11, 12, 13 and 29-32 are rejected under 35 U.S.C. 102(e) as being anticipated by Fitzergald (US 6,677,655).

Regarding claims 1, 3, 4, 6, 7, 11, 12, 13, Fitzergald discloses a semiconductor wafer comprising: a silicon substrate (308) performed silicon-on-insulators; a buried insulator layer (310, a non-crystalline silicon dioxide layer) located on an upper surface of the substrate; an intermediate adhesion layer (306, an epitaxial silicon layer) located on an upper surface the buried insulator layer; and a pure Ge layer (302) located on an upper surface of the intermediate adhesion layer, wherein said Ge-containing layer is attached to the buried insulator layer by the intermediate adhesion layer. Fig.3D.

It is noted that the wafer includes substrate (308), buried insulator layer (310), intermediate adhesion layer (306) and Ge-containing layer (302), so the Ge-containing layer is considered as the uppermost of the wafer. It is also noted that the intermediate adhesion layer (306) is formed between the buried insulator layer (310) and the Ge-containing layer (302) and having the same material (epitaxial silicon) as the

intermediate adhesion layer of the present invention (paragraph [0039] of the present invention's disclosure), so the intermediate adhesion layer (306) in Fitzergald's device is capable to function as a bond between the buried insulator layer and the Ge-containing layer and is capable to eliminate Ge-oxide from the wafer as claimed.

Regarding claims 29-32, Fitzegald teach that a monolithic optoelectronic integrated circuit including a si-containing circuit is formed on the semiconductor wafer (col.1 lines 9-23) lemst one device or circuit located thereon. Fitzergald further teaches that the device is a Ge-photodetector (col.7 lines 30-40).

Response to Arguments

2. Applicant's arguments filed 11-04-05 have been fully considered but they are not persuasive as above discussion.

Conclusion -

3. Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 872-9306. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to CUONG Q NGUYEN whose telephone number is (571) Art Unit: 2811

272-1661. The Examiner is in the Office generally between the hours of 6:30 AM to 5:00 PM (Eastern Standard Time) Monday through Thursday.

- 4. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor Eddie Lee who can be reached on (571) 272-1732.
- 5. Any inquiry of a general nature or relating to the status of this application should be directed to the Technology Center Receptionists whose telephone number is 308-0956.

Cuong Nguyer

Primary examiner

11/23/05